Semiconductor device structure and method for forming the same

ABSTRACT

A method for forming a semiconductor device structure is provided. The method includes forming a first source/drain structure and a second source/drain structure in a substrate. The method includes forming a first dielectric layer over the first source/drain structure, the second source/drain structure, and the substrate. The method includes forming a gate electrode in the first trench. The method includes removing the first dielectric layer. The method includes forming a first conductive strip structure over the first source/drain structure and the substrate. The method includes partially removing the first conductive strip structure to form a second trench in the first conductive strip structure. The method includes forming a second dielectric layer in the second trench.

BACKGROUND

The semiconductor integrated circuit (IC) industry has experienced rapid growth. Technological advances in IC materials and design have produced generations of ICs. Each generation has smaller and more complex circuits than the previous generation. However, these advances have increased the complexity of processing and manufacturing ICs.

In the course of IC evolution, functional density (i.e., the number of interconnected devices per chip area) has generally increased while geometric size (i.e., the smallest component (or line) that can be created using a fabrication process) has decreased. This scaling-down process generally provides benefits by increasing production efficiency and lowering associated costs.

However, since feature sizes continue to decrease, fabrication processes continue to become more difficult to perform. Therefore, it is a challenge to form reliable semiconductor devices at smaller and smaller sizes.

BRIEF DESCRIPTION OF THE DRAWINGS

Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It should be noted that, in accordance with standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

FIGS. 1A-1H are cross-sectional views of various stages of a process for forming a semiconductor device structure, in accordance with some embodiments.

FIG. 1A-1 is a perspective view of the semiconductor device structure of FIG. 1A, in accordance with some embodiments.

FIG. 1A-2 is a top view of the semiconductor device structure of FIG. 1A, in accordance with some embodiments.

FIG. 1A-3 is a cross-sectional view illustrating the semiconductor device structure along a sectional line II-IF in FIG. 1A-2, in accordance with some embodiments.

FIG. 1H-1 is a top view of the semiconductor device structure of FIG. 1H, in accordance with some embodiments.

FIG. 1H-2 is a cross-sectional view illustrating the semiconductor device structure along a sectional line II-IF in FIG. 1H-1, in accordance with some embodiments.

FIGS. 2A-2I are top views of various stages of a process for forming a semiconductor device structure, in accordance with some embodiments.

FIG. 2A-1 to FIG. 2I-1 are cross-sectional views illustrating the semiconductor device structure along a sectional line I-I′ in FIG. 2A to FIG. 2I, in accordance with some embodiments.

FIG. 2A-2 to FIG. 2I-2 are cross-sectional views illustrating the semiconductor device structure along a sectional line II-IF in FIG. 2A to FIG. 2I, in accordance with some embodiments.

FIG. 2I-3 is a cross-sectional view illustrating the semiconductor device structure along a sectional line in FIG. 2I, in accordance with some embodiments.

FIG. 2I-4 is a cross-sectional view illustrating the semiconductor device structure along a sectional line IV-IV′ in FIG. 2I, in accordance with some embodiments.

FIG. 2I-5 is a perspective view of the semiconductor device structure of FIG. 2I, in accordance with some embodiments.

FIG. 3 is a cross-sectional view illustrating a semiconductor device structure, in accordance with some embodiments.

DETAILED DESCRIPTION

The following disclosure provides many different embodiments, or examples, for implementing different features of the subject matter provided. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.

Furthermore, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly. It should be understood that additional operations can be provided before, during, and after the method, and some of the operations described can be replaced or eliminated for other embodiments of the method.

Some embodiments of the disclosure are described. Additional operations can be provided before, during, and/or after the stages described in these embodiments. Some of the stages that are described can be replaced or eliminated for different embodiments. Additional features can be added to the semiconductor device structure. Some of the features described below can be replaced or eliminated for different embodiments. Although some embodiments are discussed with operations performed in a particular order, these operations may be performed in another logical order.

Embodiments of the disclosure form a semiconductor device structure with FinFETs. The fins may be patterned by any suitable method. For example, the fins may be patterned using one or more photolithography processes, including double-patterning or multi-patterning processes. Generally, double-patterning or multi-patterning processes combine photolithography and self-aligned processes, allowing patterns to be created that have, for example, pitches smaller than what is otherwise obtainable using a single, direct photolithography process. For example, in one embodiment, a sacrificial layer is formed over a substrate and patterned using a photolithography process. Spacers are formed alongside the patterned sacrificial layer using a self-aligned process. The sacrificial layer is then removed, and the remaining spacers may then be used to pattern the fins.

FIGS. 1A-1H are cross-sectional views of various stages of a process for forming a semiconductor device structure, in accordance with some embodiments. FIG. 1A-1 is a perspective view of the semiconductor device structure of FIG. 1A, in accordance with some embodiments. FIG. 1A-2 is a top view of the semiconductor device structure of FIG. 1A, in accordance with some embodiments. FIG. 1A is a cross-sectional view illustrating the semiconductor device structure along a sectional line I-I′ in FIG. 1A-2, in accordance with some embodiments. FIG. 1A-3 is a cross-sectional view illustrating the semiconductor device structure along a sectional line II-IF in FIG. 1A-2, in accordance with some embodiments.

As shown in FIGS. 1A and 1A-1, a substrate 110 is provided, in accordance with some embodiments. The substrate 110 has a base structure 112 and fin structures 114, in accordance with some embodiments. The fin structures 114 are over the base structure 112, in accordance with some embodiments. The substrate 110 includes, for example, a semiconductor substrate. The semiconductor substrate includes, for example, a semiconductor wafer (such as a silicon wafer) or a portion of a semiconductor wafer.

In some embodiments, the substrate 110 is made of an elementary semiconductor material including silicon (e.g., undoped silicon and/or doped silicon) or germanium in a single crystal, polycrystal, or amorphous structure. In some other embodiments, the substrate 110 is made of a compound semiconductor, such as silicon carbide, gallium arsenide, gallium phosphide, indium phosphide, indium arsenide, an alloy semiconductor, such as SiGe, or GaAsP, or a combination thereof. The substrate 110 may also include multi-layer semiconductors, semiconductor on insulator (SOI) (such as silicon on insulator or germanium on insulator), or a combination thereof.

In some embodiments, the substrate 110 is a device wafer that includes various device elements. In some embodiments, the various device elements are formed in and/or over the substrate 110. The device elements are not shown in figures for the purpose of simplicity and clarity. Examples of the various device elements include active devices, passive devices, other suitable elements, or a combination thereof. The active devices may include transistors or diodes (not shown). The passive devices include resistors, capacitors, or other suitable passive devices.

For example, the transistors may be metal oxide semiconductor field effect transistors (MOSFET), complementary metal oxide semiconductor (CMOS) transistors, bipolar junction transistors (BJT), high-voltage transistors, high-frequency transistors, p-channel and/or n-channel field effect transistors (PFETs/NFETs), etc.

As shown in FIGS. 1A-1 and 1A-3, an isolation layer 120 is formed over the base structure 112, in accordance with some embodiments. The isolation layer 120 is between the fin structures 114, in accordance with some embodiments. The isolation layer 120 is made of an insulating material, such as oxide (e.g., silicon oxide), fluorosilicate glass (FSG), a low-k dielectric material, and/or another suitable insulating material. The isolation layer 120 may be deposited by an atomic layer deposition (ALD) process, a chemical vapor deposition (CVD) process, or another applicable process.

As shown in FIGS. 1A, 1A-1, 1A-2, and 1A-3, gate structures 130 are formed over the fin structures 114 and the isolation layer 120, in accordance with some embodiments. The gate structures 130 extend across the fin structures 114, in accordance with some embodiments. The gate structures 130 wrap around upper portions of the fin structures 114, in accordance with some embodiments.

Each gate structure 130 includes a gate dielectric layer 132 and a gate electrode 134, in accordance with some embodiments. The gate electrode 134 is over the gate dielectric layer 132, in accordance with some embodiments. The gate dielectric layer 132 is made of an insulating material, such as an oxide material (e.g., silicon oxide), in accordance with some embodiments. In some other embodiments, the gate dielectric layer 132 is made of, for example, a high dielectric constant (high-k) material.

The high-k material includes transition metal-oxides, for example, hafnium oxide (HfO₂), hafnium silicon oxide (HfSiO), hafnium silicon oxynitride (HfSiON), hafnium tantalum oxide (HMO), hafnium titanium oxide (HfTiO), hafnium zirconium oxide (HfZrO), hafnium dioxide-alumina (HfO₂—Al₂O₃) alloy, or a combination thereof.

In some other embodiments, the high-k material includes metal oxides (e.g., aluminum oxide), metal nitrides, metal silicates, transition metal-nitrides, transition metal-silicates, oxynitride of metals, or a combination thereof. The gate electrode 134 is made of a conductive material, such as a semiconductor material (e.g., polysilicon), in accordance with some embodiments.

As shown in FIGS. 1A and 1A-1, spacers 140 are formed over sidewalls of the gate structures 130, in accordance with some embodiments. The spacers 140 are single-layered structures or multi-layered structures, in accordance with some embodiments. The spacers 140 are made of an insulating material, such as silicon nitride, silicon oxide, silicon carbide, silicon oxynitride, or another applicable insulating material.

As shown in FIG. 1A, the fin structures 114, which are not covered by the gate structures 130 and the spacers 140, are partially removed to form recesses 114 a in the fin structures 114, in accordance with some embodiments. The recesses 114 a are between or adjacent to the gate structures 130, in accordance with some embodiments. The recesses 114 a are formed using an etching process, in accordance with some embodiments. The etching process uses the gate structures 130 and the spacers 140 as an etching mask, in accordance with some embodiments.

As shown in FIGS. 1A and 1A-1, stressors 150 are formed in the recesses 114 a, in accordance with some embodiments. The stressors 150 protrude out of the recesses 114 a, in accordance with some embodiments. The stressors 150 are in direct contact with the fin structures 114, in accordance with some embodiments. The stressors 150 are positioned on two opposite sides of the corresponding gate structure 130, in accordance with some embodiments.

In some embodiments, the stressors 150 on two opposite sides of each gate structure 130 include a source structure and a drain structure. In some embodiments, the stressors 150 are made of a semiconductor material (e.g., silicon) with N-type dopants, such as the Group VA element, in accordance with some embodiments. The Group VA element includes phosphor (P), antimony (Sb), or another suitable Group VA material.

In some other embodiments, the stressors 150 are made of a semiconductor material (e.g., silicon germanium) with P-type dopants, such as the Group IIIA element, in accordance with some embodiments. The Group IIIA element includes boron or another suitable material. The stressors 150 are formed using an epitaxial process, in accordance with some embodiments.

As shown in FIGS. 1A and 1A-1, a dielectric layer 160 is formed over the stressors 150 and the isolation layer 120, in accordance with some embodiments. The dielectric layer 160 is made of an insulating material, such as oxides, e.g., silicon oxide (SiO₂), in accordance with some embodiments.

As shown in FIG. 1B, the gate structures 130 are removed, in accordance with some embodiments. The removal process includes a wet etching process, in accordance with some embodiments. After the removal process, trenches 142 are formed between the spacers 140, in accordance with some embodiments. The trenches 142 expose portions of the fin structures 114, in accordance with some embodiments.

As shown in FIG. 1C, a gate dielectric layer 170 is formed in the trenches 142 and over the fin structures 114 exposed by the trenches 142, in accordance with some embodiments. The gate dielectric layer 170 conformally covers the spacers 140, the dielectric layer 160, and the fin structures 114, in accordance with some embodiments. In some embodiments, a dielectric constant of the gate dielectric layer 170 is greater than a dielectric constant of silicon dioxide. The gate dielectric layer 170 is made of a high-k dielectric material, in accordance with some embodiments.

The high-k material includes transition metal-oxides, for example, hafnium oxide (HfO₂), hafnium silicon oxide (HfSiO), hafnium silicon oxynitride (HfSiON), hafnium tantalum oxide (HMO), hafnium titanium oxide (HfTiO), hafnium zirconium oxide (HfZrO), hafnium dioxide-alumina (HfO₂—Al₂O₃) alloy, or a combination thereof, in accordance with some embodiments. In some other embodiments, the high-k material includes metal oxides (e.g., aluminum oxide), metal nitrides, metal silicates, transition metal-nitrides, transition metal-silicates, oxynitride of metals, or a combination thereof.

The formation of the gate dielectric layer 170 includes conformally depositing the gate dielectric layer 170 over the spacers 140, the dielectric layer 160, and the fin structures 114, in accordance with some embodiments. The deposition process includes a chemical vapor deposition process, an atomic layer deposition (ALD) process, or a physical vapor deposition process, in accordance with some embodiments.

In some other embodiments (not shown), an interfacial layer is formed over the fin structures 114 before the formation of the gate dielectric layer 170 to improve the adhesion between the gate dielectric layer 170 and the fin structures 114. The interfacial layer is made of an oxide-containing material such as silicon oxide, in accordance with some embodiments.

Thereafter, as shown in FIG. 1C, a work function metal layer 180 is formed over the gate dielectric layer 170, in accordance with some embodiments. The work function metal layer 180 provides a desired work function for a transistor to enhance device performance including improved threshold voltage.

In the embodiments of forming a PMOS transistor, the work function metal layer 180 is used to provide a work function value suitable for the device, such as equal to or greater than about 4.8 eV. The work function metal layer 180 may be made of metal, metal carbide, metal nitride, other suitable materials, or a combination thereof. For example, the work function metal layer 180 is made of titanium, titanium nitride, other suitable materials, or a combination thereof.

In the embodiments of forming an NMOS transistor, the work function metal layer 180 is used to provide a work function value suitable for the device, such as equal to or less than about 4.5 eV. The work function metal layer 180 may be made of metal, metal carbide, metal nitride, or a combination thereof. For example, the work function metal layer 180 is made of tantalum, tantalum nitride, or a combination thereof.

The work function metal layer 180 is formed using a deposition process, in accordance with some embodiments. The deposition process includes an atomic layer deposition (ALD), a chemical vapor deposition (CVD) process, another suitable method, or a combination thereof.

Afterwards, as shown in FIG. 1C, a gate electrode layer 190 a is formed in the trenches 142 and over the work function metal layer 180, in accordance with some embodiments. The gate electrode layer 190 a is made of a suitable conductive material, such as metal (e.g., aluminum, tungsten, gold, platinum, or cobalt), an alloy thereof, or a combination thereof, in accordance with some embodiments. The gate electrode layer 190 a is formed using a deposition process such as a physical vapor deposition (PVD) process, a chemical vapor deposition (CVD) process, or an atomic layer deposition (ALD) process, in accordance with some embodiments.

Thereafter, as shown in FIG. 1D, the gate dielectric layer 170, the work function metal layer 180, and the gate electrode layer 190 a outside of the trenches 142 are removed, in accordance with some embodiments. The gate electrode layer 190 a remaining in the trenches 142 forms gate electrodes 190, in accordance with some embodiments.

The top surfaces 172, 182, 192, and 162 of the gate dielectric layer 170, the work function metal layer 180, the gate electrodes 190, and the dielectric layer 160 are substantially coplanar, in accordance with some embodiments. The term “substantially coplanar” in the application may include small deviations from coplanar geometries. The deviations may be due to manufacturing processes.

The gate dielectric layer 170, the work function metal layer 180, and the gate electrodes 190 in the same trench 142 together form a gate stack G, in accordance with some embodiments. The gate stack G and the stressors 150 (including a source structure and a drain structure) on the opposite sides of the gate stack G together form a transistor, in accordance with some embodiments. The removal process includes a planarization process such as a chemical mechanical polishing (CMP) process, in accordance with some embodiments.

As shown in FIG. 1E, upper portions of the gate stacks G are removed to form recesses R1 over the gate stacks G, in accordance with some embodiments. Each recess R1 is surrounded by the corresponding gate stack G and the dielectric layer 160 (or the spacers 140), in accordance with some embodiments.

As shown in FIG. 1F, upper portions of the spacers 140 are removed to enlarge the openings of the recesses R1, in accordance with some embodiments. The removal process includes an anisotropic etching process, such as a dry etching process, in accordance with some embodiments.

As shown in FIG. 1G, a cap layer 210 is formed in the recesses R1 to cover the gate stacks G, in accordance with some embodiments. The cap layer 210 is made of a nitrogen containing material, such as silicon nitride (SiN), aluminum oxynitride (AlON), zirconium nitride (ZrN), tantalum carbonitride (TaCN), silicon oxycarbonitride (SiOCN), or silicon carbonitride (SiCN), in accordance with some embodiments.

In some other embodiments, the cap layer 210 is made of metal oxides, such as lanthanum oxide (LaO), aluminum oxide (AlO), zirconium oxide (ZrO), hafnium oxide (HfO), zinc oxide (ZnO), zirconium aluminum oxide (ZrAlO), titanium oxide (TiO), tantalum oxide (TaO), or yttrium oxide (YO), in accordance with some embodiments. In some embodiments, the cap layer 210 is made of a silicon containing material, such as silicon carbide (SiC), silicon (Si), zirconium silicide (ZrSi), hafnium silicide (HfSi), silicon oxycarbide (SiOC), or silicon oxide (SiO).

FIG. 1H-1 is a top view of the semiconductor device structure of FIG. 1H, in accordance with some embodiments. FIG. 1H is a cross-sectional view illustrating the semiconductor device structure along a sectional line I-I′ in FIG. 1H-1, in accordance with some embodiments. FIG. 1H-2 is a cross-sectional view illustrating the semiconductor device structure along a sectional line II-IF in FIG. 1H-1, in accordance with some embodiments.

As shown in FIGS. 1H, 1H-1, and 1H-2, the cap layer 210 outside of the recesses R1 is removed, in accordance with some embodiments. The removal process includes a chemical mechanical polishing (CMP) process, in accordance with some embodiments. Therefore, a top surface 212 of the cap layer 210 remaining in the recesses R1 and the top surface 162 of the dielectric layer 160 are substantially coplanar, in accordance with some embodiments.

FIGS. 2A-2I are top views of various stages of a process for forming a semiconductor device structure, in accordance with some embodiments. FIG. 2A-1 to FIG. 2I-1 are cross-sectional views illustrating the semiconductor device structure along a sectional line I-I′ in FIG. 2A to FIG. 2I, in accordance with some embodiments. FIG. 2A-2 to FIG. 2I-2 are cross-sectional views illustrating the semiconductor device structure along a sectional line II-IF in FIG. 2A to FIG. 2I, in accordance with some embodiments.

After the step of FIG. 1H, as shown in FIGS. 2A, 2A-1, and 2A-2, the dielectric layer 160 is removed, in accordance with some embodiments. After the removal process, trenches 144 are formed between the spacers 140, in accordance with some embodiments. The removal process removes the entire dielectric layer 160, in accordance with some embodiments.

The removal process further removes portions of the cap layer 210, and therefore the cap layer 210 has rounded edges 214, in accordance with some embodiments. The removal process includes an etching process, such as a dry etching process or a wet etching process, in accordance with some embodiments.

As shown in FIGS. 2B, 2B-1, and 2B-2, a liner layer 220 is formed over sidewalls 146 of the spacers 140 and sidewalls 216 of the cap layer 210, in accordance with some embodiments. The liner layer 220 conformally covers the sidewalls 146 and 216, in accordance with some embodiments. The liner layer 220 is configured to electrically isolate the gate electrodes 190 from contact structures subsequently formed in the trenches 144, in accordance with some embodiments.

As shown in FIG. 2B-1, a thickness T1 of the liner layer 220 ranges from about 1 nm to about 20 nm, in accordance with some embodiments. If the thickness T1 is less than 1 nm, the liner layer 220 is too thin to electrically isolate the gate electrodes 190 from the contact structures, in accordance with some embodiments. If the thickness T1 is greater than 20 nm, the trenches 144 are significantly narrowed by the liner layer 220, which may hinder the formation of the contact structures in the trenches 144, in accordance with some embodiments.

The liner layer 220 is made of a nitrogen containing material, such as silicon nitride (SiN), aluminum oxynitride (AlON), zirconium nitride (ZrN), tantalum carbonitride (TaCN), silicon oxycarbonitride (SiOCN), or silicon carbonitride (SiCN), in accordance with some embodiments.

In some other embodiments, the liner layer 220 is made of metal oxides, such as lanthanum oxide (LaO), aluminum oxide (AlO), zirconium oxide (ZrO), hafnium oxide (HfO), zinc oxide (ZnO), zirconium aluminum oxide (ZrAlO), titanium oxide (TiO), tantalum oxide (TaO), or yttrium oxide (YO), in accordance with some embodiments. In some embodiments, the liner layer 220 is made of a silicon containing material, such as silicon carbide (SiC), silicon (Si), zirconium silicide (ZrSi), hafnium silicide (HfSi), silicon oxycarbide (SiOC), or silicon oxide (SiO).

The formation of the liner layer 220 includes conformally depositing the liner layer 220 over the cap layer 210, the spacers 140, the stressors 150, and the isolation layer 120; and performing an anisotropic etching process over the liner layer 220 to partially remove the liner layer 220, in accordance with some embodiments. The anisotropic etching process includes a dry etching process, such as a plasma etching process, in accordance with some embodiments. In some other embodiments, the liner layer 220 is not formed.

As shown in FIGS. 2C, 2C-1, and 2C-2, a conductive layer 230 is formed over the cap layer 210 and in the entire trenches 144, in accordance with some embodiments. In some embodiments, the conductive layer 230 has voids V. For the sake of simplicity, FIGS. 2C-1 and 2C-2 only show one of the voids V.

The conductive layer 230 is made of a conductive material, such as a metal material (e.g., cobalt, tungsten, ruthenium, aluminum, molybdenum, titanium, titanium nitride, titanium silicide, cobalt silicide, nickel silicide, copper, gold, silver, or a combination thereof), an alloy thereof, or a combination thereof, in accordance with some embodiments. The conductive layer 230 is formed using a physical vapor deposition process, a chemical vapor deposition process, a plating process, or another suitable process.

As shown in FIGS. 2D, 2D-1, and 2D-2, an annealing process is performed over the conductive layer 230, in accordance with some embodiments. After the annealing process, as shown in FIGS. 2C-1, 2C-2, 2D-1, and 2D-2, the voids V are removed, in accordance with some embodiments. Since the trenches 144 provide a large space in the direction parallel to the gate stacks G for accommodating the conductive layer 230, the voids V are small (as shown in FIGS. 2C-1 and 2C-2), in accordance with some embodiments. Therefore, the annealing process is able to remove the voids V completely, in accordance with some embodiments.

Afterwards, as shown in FIGS. 2D, 2D-1, and 2D-2, the conductive layer 230 outside of the trenches 144 is removed, in accordance with some embodiments. The conductive layer 230 remaining in the trenches 144 forms conductive strip structures 232, in accordance with some embodiments. The conductive strip structures 232 are over the stressors 150 and the isolation layer 120, in accordance with some embodiments.

The conductive strip structure 232 extends across the stressors 150, in accordance with some embodiments. The liner layer 220 is between the gate stack G and the conductive strip structure 232, in accordance with some embodiments. The removal process includes a chemical mechanical polishing (CMP) process, in accordance with some embodiments. Therefore, the top surfaces 212 and 232 c of the cap layer 210 and the conductive strip structures 232 are coplanar, in accordance with some embodiments.

As shown in FIGS. 2E, 2E-1, and 2E-2, a mask layer 240 is formed over the conductive strip structures 232 and the cap layer 210 (or the gate stacks G), in accordance with some embodiments. The mask layer 240 has openings 242, in accordance with some embodiments. The openings 242 expose portions of the conductive strip structures 232, in accordance with some embodiments. The openings 242 expose portions of the cap layer 210, in accordance with some embodiments. The opening 242 is partially over the gate electrode 190 (or the gate stack G), in accordance with some embodiments.

The opening 242 is partially over the stressor 150, in accordance with some embodiments. The opening 242 is partially over the fin structure 114, in accordance with some embodiments. The mask layer 240 is made of a polymer material (e.g., a photoresist material), nitrides (e.g., silicon nitride), oxides (e.g., silicon dioxide), or another suitable material. The mask layer 240 is made of a material different from the materials of the cap layer 210 and the conductive strip structures 232, in accordance with some embodiments.

As shown in FIGS. 2E, 2F, 2F-1, and 2F-2, the portions of the of the conductive strip structures 232 exposed by the openings 242 are removed through the openings 242, in accordance with some embodiments. The removal process forms trenches 232 t in the conductive strip structures 232, in accordance with some embodiments. The conductive strip structures 232 are divided into portions by the trenches 232 t, and the portions form contact structures 232 a, in accordance with some embodiments.

Each contact structure 232 a is partially over the corresponding stressor 150, in accordance with some embodiments. The contact structure 232 a is in direct contact with the stressor 150 thereunder, in accordance with some embodiments. The contact structure 232 a extends across the stressor 150 thereunder, in accordance with some embodiments.

As shown in FIG. 2F-2, the contact structure 232 a has a sidewall 232 s, in accordance with some embodiments. In some embodiments, an angle θ1 between the sidewall 232 s and a top surface 122 of the isolation layer 120 ranges from about 65° to about 89.5°. If the angle θ1 is less than 65°, the top surface 232 b may be too narrow, which may hinder connection between the top surface 232 b and conductive vias subsequently formed thereon, in accordance with some embodiments. If the angle θ1 is greater than 89.5°, the opening width of the trenches 232 t may be too narrow, which may hinder the filling of the trenches 232 t with a dielectric layer in a subsequent process, in accordance with some embodiments. The sidewall 232 s is an inclined plane with respect to the top surface 122 (i.e., a horizontal reference plane), in accordance with some embodiments.

As shown in FIGS. 2F, 2F-1, and 2F-2, the mask layer 240 is removed, in accordance with some embodiments. As shown in FIG. 2F-2, the width W1 of the trench 232 t decreases toward the substrate 110, in accordance with some embodiments. The width W1 continuously decreases from the opening of the trench 232 t to the stressor 150 exposed by the trench 232 t, in accordance with some embodiments.

As shown in FIG. 2F-2, the width W2 of the contact structure 232 a increases toward the substrate 110, in accordance with some embodiments. The width W2 continuously increases from a top surface 232 b of the contact structure 232 a to the stressor 150 thereunder, in accordance with some embodiments.

As shown in FIGS. 2G, 2G-1, and 2G-2, a dielectric layer 250 is formed over the contact structures 232 a, the cap layer 210, and the liner layer 220 and in the trenches 232 t, in accordance with some embodiments. The dielectric layer 250 is made of a nitrogen containing material, such as silicon nitride (SiN), aluminum oxynitride (AlON), zirconium nitride (ZrN), tantalum carbonitride (TaCN), silicon oxycarbonitride (SiOCN), or silicon carbonitride (SiCN), in accordance with some embodiments.

In some other embodiments, the dielectric layer 250 is made of metal oxides, such as lanthanum oxide (LaO), aluminum oxide (AlO), zirconium oxide (ZrO), hafnium oxide (HfO), zinc oxide (ZnO), zirconium aluminum oxide (ZrAlO), titanium oxide (TiO), tantalum oxide (TaO), or yttrium oxide (YO), in accordance with some embodiments. In some embodiments, the dielectric layer 250 is made of a silicon containing material, such as silicon (Si), silicon carbide (SiC), zirconium silicide (ZrSi), hafnium silicide (HfSi), silicon oxycarbide (SiOC), or silicon oxide (SiO). As shown in FIG. 2G-1, a thickness T2 of the cap layer 210 over the spacers 140 ranges from about 1 nm to 50 nm, in accordance with some embodiments.

As shown in FIGS. 2H, 2H-1, and 2H-2, the dielectric layer 250 outside of the trenches 232 t is removed, in accordance with some embodiments. In some embodiments, top portions of the cap layer 210 and the liner layer 220 are removed during removing the dielectric layer 250 outside of the trenches 232 t. The dielectric layer 250 remaining in the trenches 232 t forms dielectric structures 252, in accordance with some embodiments. The dielectric structure 252 is between two adjacent contact structures 232 a, in accordance with some embodiments. The dielectric structure 252 is over the isolation layer 120, in accordance with some embodiments.

The dielectric structure 252 partially covers the stressor 150 and the fin structure 114, in accordance with some embodiments. The dielectric structure 252 and the adjacent contact structure 232 a are in direct contact with the same stressor 150 therebetween, in accordance with some embodiments. The stressor 150 is embedded in the dielectric structure 252 and the adjacent contact structure 232 a, in accordance with some embodiments. The dielectric structure 252 is in direct contact with the adjacent contact structure 232 a, in accordance with some embodiments.

As shown in FIG. 2H-2, the width W3 of the dielectric structure 252 decreases toward the substrate 110, in accordance with some embodiments. The width W3 continuously decreases from the top surface 252 a of the dielectric structure 252 to the stressor 150 thereunder, in accordance with some embodiments.

The formation of the contact structures 232 a and the dielectric layer 250 includes forming the conductive strip structures 232 in the trenches 144 (as shown in FIGS. 2C-2D); partially removing the conductive strip structures 232 to form the trenches 232 t dividing the conductive strip structures 232 into the contact structures 232 a (as shown in FIG. 2F); and forming the dielectric layer 250 in the trenches 232 t (as shown in FIGS. 2G-2H), in accordance with some embodiments.

According to the above descriptions, it is known that the contact structures 232 a are formed before the formation of the dielectric layer 250. As a result, the formation of the contact structures 232 a is not affected by the dielectric layer 250. Specifically, the conductive strip structures 232 are able to be smoothly filled into the trenches 144 without being blocked by the dielectric layer 250, in accordance with some embodiments. Therefore, the yield of the contact structures 232 a (or the conductive strip structures 232) is improved by the sequence of the processes for forming the contact structures 232 a and the dielectric layer 250, in accordance with some embodiments.

In some embodiments, the dielectric layers 160 and 250 are made of different materials. In some embodiments, the density of the dielectric layer 250 is greater than the density of the dielectric layer 160 (as shown in FIG. 1H). The dielectric layer 250 may have the electrical insulating ability higher than that of the dielectric layer 160. Therefore, the replacement of the dielectric layer 160 with the dielectric layer 250, which has higher electrical insulating ability, may decrease the distance between two adjacent contact structures 232 a (i.e., the width W3 of the dielectric structure 252) or may increase time dependent dielectric breakdown (TDDB) lifetime.

As shown in FIG. 2H-2, the dielectric structure 252 has a sidewall 252 s, in accordance with some embodiments. In some embodiments, an angle θ2 between the sidewall 252 s and the top surface 122 of the isolation layer 120 ranges from about 90.5° to about 115°. The sidewall 252 s is an inclined plane with respect to the top surface 122 (i.e., a horizontal reference plane), in accordance with some embodiments.

FIG. 2I-3 is a cross-sectional view illustrating the semiconductor device structure along a sectional line in FIG. 2I, in accordance with some embodiments. FIG. 2I-4 is a cross-sectional view illustrating the semiconductor device structure along a sectional line IV-IV′ in FIG. 2I, in accordance with some embodiments. FIG. 2I-5 is a perspective view of the semiconductor device structure of FIG. 2I, in accordance with some embodiments.

As shown in FIGS. 2I, 2I-1, 2I-2, and 2I-3, upper portions of the contact structures 232 a are removed, in accordance with some embodiments. After the removal process, recesses R2 are formed over the contact structures 232 a, in accordance with some embodiments. Each recess R2 is surrounded by the liner layer 220 (or the cap layer 210), the contact structure 232 a, and two adjacent dielectric structures 252, in accordance with some embodiments.

Thereafter, as shown in FIGS. 2I, 2I-1, 2I-2, and 2I-3, a cap layer 260 is formed in the recesses R2, in accordance with some embodiments. In this step, a semiconductor device structure 200 is substantially formed, in accordance with some embodiments. The cap layer 260 is formed using a deposition process and a planarization process, such as a chemical mechanical polishing process, in accordance with some embodiments. Therefore, as shown in FIG. 2I-1, the top surfaces 212, 222, 252 a, and 262 of the cap layer 210, the liner layer 220, the dielectric structures 252, and the cap layer 260 are substantially coplanar, in accordance with some embodiments.

As shown in FIGS. 2I, 2I-1, 2I-2, and 2I-5, the dielectric structure 252 is between two adjacent contact structures 232 a and between two adjacent gate stacks G, in accordance with some embodiments. The contact structure 232 a is between two adjacent dielectric structures 252 and between two adjacent gate stacks G, in accordance with some embodiments. As shown in FIG. 2I-4, the gate stack G wraps around upper portions of the fin structures 114, in accordance with some embodiments.

As shown in FIG. 2I-2, a width W4 of the cap layer 260 increases toward the substrate 110, in accordance with some embodiments. The width W4 continuously increases from the top surface 262 of the cap layer 260 to the contact structure 232 a, in accordance with some embodiments. The cap layer 260 is in direct contact with the contact structure 232 a thereunder, two adjacent dielectric structures 252, and the liner layer 220, in accordance with some embodiments.

The cap layer 260 is made of a nitrogen containing material, such as silicon nitride (SiN), aluminum oxynitride (AlON), zirconium nitride (ZrN), tantalum carbonitride (TaCN), silicon oxycarbonitride (SiOCN), or silicon carbonitride (SiCN), in accordance with some embodiments.

In some other embodiments, the cap layer 260 is made of metal oxides, such as lanthanum oxide (LaO), aluminum oxide (AlO), zirconium oxide (ZrO), hafnium oxide (HfO), zinc oxide (ZnO), zirconium aluminum oxide (ZrAlO), titanium oxide (TiO), tantalum oxide (TaO), or yttrium oxide (YO), in accordance with some embodiments. In some embodiments, the cap layer 260 is made of a silicon containing material, such as silicon (Si), silicon carbide (SiC), zirconium silicide (ZrSi), hafnium silicide (HfSi), silicon oxycarbide (SiOC), or silicon oxide (SiO). The cap layers 210 and 260 are made of the same material, in accordance with some embodiments. In some other embodiments, the cap layer 260 is not formed.

As shown in FIGS. 2I-1 and 2I-2, the dielectric structure 252 is in direct contact with the cap layer 260, two adjacent contact structures 232 a, the stressor 150 thereunder, the isolation layer 120, and the liner layer 220, in accordance with some embodiments. As shown in FIGS. 2I and 2I-1, the liner layer 220 is between the dielectric structure 252 (or the dielectric layer 250) and the gate stack G, in accordance with some embodiments. As shown in FIGS. 2I and 2I-1, the liner layer 220 is between the dielectric structure 252 and the cap layer 210, in accordance with some embodiments.

As shown in FIG. 2I-3, a thickness T3 of the cap layer 210 over the gate stack G ranges from about 1 nm to about 100 nm, in accordance with some embodiments. A (minimum) width W5 of the cap layer 210 adjacent to the gate stack G ranges from about 3 nm to about 50 nm, in accordance with some embodiments. The cap layer 210 has an upper portion 210 a, in accordance with some embodiments. The upper portion 210 a has a width W6 continuously decreasing toward the gate stack G, in accordance with some embodiments. The upper portion 210 a has a thickness T4 ranging from about 1 nm to about 30 nm, in accordance with some embodiments. In some other embodiments, the upper portion 210 a is previously removed during removing the dielectric layer 250 outside of the trenches 232 t (i.e. the step of FIG. 2H).

As shown in FIG. 2I-3, the cap layer 260 has a thickness T5 ranging from about 1 nm to about 100 nm, in accordance with some embodiments. As shown in FIG. 2I-3, the cap layer 260 has a width W7 ranging from about 3 nm to about 30 nm, in accordance with some embodiments. As shown in FIG. 2I-1, the dielectric structure 252 has a thickness T6 ranging from about 1 nm to about 100 nm, in accordance with some embodiments.

FIG. 3 is a cross-sectional view illustrating a semiconductor device structure 300, in accordance with some embodiments. As shown in FIG. 3, the semiconductor device structure 300 is similar to the semiconductor device structure 200 of FIG. 2I-1, except that the cap layer 210 of the semiconductor device structure 300 further has a top portion 210 t over the spacers 140, in accordance with some embodiments.

In accordance with some embodiments, semiconductor device structures and methods for forming the same are provided. The methods (for forming the semiconductor device structure) form contact structures adjacent to a gate stack before forming a dielectric layer adjacent to the gate stack. Therefore, the formation of the contact structures is not affected by the dielectric layer. As a result, the yield of the contact structures is improved by the sequence of the processes for forming the contact structures and the dielectric layer.

In accordance with some embodiments, a method for forming a semiconductor device structure is provided. The method includes forming a first source/drain structure and a second source/drain structure in a substrate. The method includes forming a first dielectric layer over the first source/drain structure, the second source/drain structure, and the substrate. The first dielectric layer has a first trench between the first source/drain structure and the second source/drain structure. The method includes forming a gate electrode in the first trench. The method includes removing the first dielectric layer. The method includes forming a first conductive strip structure over the first source/drain structure and the substrate. The method includes partially removing the first conductive strip structure to form a second trench in the first conductive strip structure. The first conductive strip structure is divided into a first portion and a second portion by the second trench, the first portion and the second portion are respectively over the first source/drain structure and the substrate, and the first portion forms a contact structure. The method includes forming a second dielectric layer in the second trench.

In accordance with some embodiments, a method for forming a semiconductor device structure is provided. The method includes providing a substrate having a base structure and a fin structure over the base structure. The method includes forming a first source/drain structure and a second source/drain structure in the fin structure. The method includes forming a first dielectric layer over the first source/drain structure, the second source/drain structure, and the substrate. The first dielectric layer has a first trench between the first source/drain structure and the second source/drain structure. The method includes forming a gate electrode in the first trench. The gate electrode wraps around the fin structure. The method includes removing the first dielectric layer. The method includes forming a first conductive strip structure over the first source/drain structure and the base structure. The method includes partially removing the first conductive strip structure to form a second trench in the first conductive strip structure. The first conductive strip structure is divided into a first portion and a second portion by the second trench, the first portion and the second portion are respectively over the first source/drain structure and the base structure, and the first portion forms a contact structure. The method includes forming a second dielectric layer in the second trench.

In accordance with some embodiments, a semiconductor device structure is provided. The semiconductor device structure includes a substrate. The semiconductor device structure includes a gate electrode over the substrate. The semiconductor device structure includes a first source/drain structure and a second source/drain structure in the substrate and over opposite sides of the gate electrode. The semiconductor device structure includes a contact structure over the first source/drain structure, wherein a first width of the contact structure increases toward the substrate. The semiconductor device structure includes a first dielectric structure adjacent to the contact structure and the gate electrode, wherein a second width of the first dielectric structure decreases toward the substrate.

The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure. 

What is claimed is:
 1. A method for forming a semiconductor device structure, comprising: forming a first source/drain structure and a second source/drain structure in a substrate; forming a first dielectric layer over the first source/drain structure, the second source/drain structure, and the substrate, wherein the first dielectric layer has a first trench between the first source/drain structure and the second source/drain structure; forming a gate electrode in the first trench; removing the first dielectric layer; forming a first conductive strip structure over the first source/drain structure and the substrate; partially removing the first conductive strip structure to form a second trench in the first conductive strip structure, wherein the first conductive strip structure is divided into a first portion and a second portion by the second trench, the first portion and the second portion are respectively over the first source/drain structure and the substrate, and the first portion forms a contact structure; and forming a second dielectric layer in the second trench.
 2. The method for forming the semiconductor device structure as claimed in claim 1, wherein the removing of the first dielectric layer comprises: removing the entire first dielectric layer.
 3. The method for forming the semiconductor device structure as claimed in claim 1, further comprising: forming a second conductive strip structure over the second source/drain structure and the substrate during forming the first conductive strip structure over the first source/drain structure and the substrate; partially removing the second conductive strip structure to form a third trench in the second conductive strip structure during partially removing the first conductive strip structure, wherein the second conductive strip structure is divided into a third portion and a fourth portion by the third trench, the third portion and the fourth portion are respectively over the second source/drain structure and the substrate, and the second dielectric layer is further formed in the third trench.
 4. The method for forming the semiconductor device structure as claimed in claim 1, wherein the partially removing of the first conductive strip structure comprises: forming a mask layer over the first conductive strip structure and the gate electrode, wherein the mask layer has an opening exposing a third portion of the first conductive strip structure; removing the third portion through the opening; and removing the mask layer.
 5. The method for forming the semiconductor device structure as claimed in claim 4, wherein the opening is partially over the gate electrode.
 6. The method for forming the semiconductor device structure as claimed in claim 4, wherein the opening is partially over the first source/drain structure.
 7. The method for forming the semiconductor device structure as claimed in claim 6, wherein the second dielectric layer is over the first source/drain structure and the substrate.
 8. The method for forming the semiconductor device structure as claimed in claim 1, further comprising: forming a liner layer over a sidewall of the gate electrode after removing the first dielectric layer and before forming the first conductive strip structure over the first source/drain structure and the substrate, wherein the liner layer is between the gate electrode and the first conductive strip structure.
 9. The method for forming the semiconductor device structure as claimed in claim 1, further comprising: removing a first upper portion of the gate electrode to form a first recess surrounded by the gate electrode and the first dielectric layer before removing the first dielectric layer; and forming a first cap layer in the first recess to cover the gate electrode.
 10. The method for forming the semiconductor device structure as claimed in claim 9, further comprising: removing a second upper portion of the contact structure to form a second recess surrounded by the contact structure and the first cap layer after forming the second dielectric layer in the second trench; and forming a second cap layer in the second recess to cover the contact structure.
 11. A method for forming a semiconductor device structure, comprising: providing a substrate having a base structure and a fin structure over the base structure; forming a first source/drain structure and a second source/drain structure in the fin structure; forming a first dielectric layer over the first source/drain structure, the second source/drain structure, and the base structure, wherein the first dielectric layer has a first trench between the first source/drain structure and the second source/drain structure; forming a gate electrode in the first trench, wherein the gate electrode wraps around the fin structure; removing the first dielectric layer; forming a conductive strip structure over the first source/drain structure and the base structure; partially removing the conductive strip structure to form a second trench in the conductive strip structure, wherein the conductive strip structure is divided into a first portion and a second portion by the second trench, the first portion and the second portion are respectively over the first source/drain structure and the base structure, and the first portion forms a contact structure; and forming a second dielectric layer in the second trench.
 12. The method for forming the semiconductor device structure as claimed in claim 11, wherein the partially removing of the conductive strip structure comprises: forming a mask layer over the conductive strip structure and the gate electrode, wherein the mask layer has an opening exposing a third portion of the conductive strip structure; removing the third portion through the opening; and removing the mask layer.
 13. The method for forming the semiconductor device structure as claimed in claim 12, wherein the opening is partially over the fin structure.
 14. The method for forming the semiconductor device structure as claimed in claim 13, wherein the second dielectric layer partially covers the fin structure.
 15. The method for forming the semiconductor device structure as claimed in claim 11, wherein the second dielectric layer and the contact structure are in direct contact with the first source/drain structure.
 16. A method for forming a semiconductor device structure, comprising: providing a substrate, a gate electrode, a first source/drain structure, and a second source/drain structure, wherein the gate electrode is over the substrate, the first source/drain structure and the second source/drain structure are in the substrate and over a side of the gate electrode; forming a conductive strip structure over the first source/drain structure, the second source/drain structure, and the substrate between the first source/drain structure and the second source/drain structure; and removing a portion of the conductive strip structure between the first source/drain structure and the second source/drain structure to form a trench in the conductive strip structure, wherein the conductive strip structure is divided into a first portion and a second portion by the trench, the first portion and the second portion are respectively over the first source/drain structure and the second source/drain structure, and the first portion and the second portion respectively form a first contact structure and a second contact structure.
 17. The method for forming the semiconductor device structure as claimed in claim 16, further comprising: forming a dielectric structure in the trench.
 18. The method for forming the semiconductor device structure as claimed in claim 17, wherein a width of the dielectric structure decreases toward the substrate.
 19. The method for forming the semiconductor device structure as claimed in claim 16, wherein a width of the first contact structure increases toward the substrate.
 20. The method for forming the semiconductor device structure as claimed in claim 16, wherein the providing of the substrate, the gate electrode, the first source/drain structure, and the second source/drain structure further comprises providing a third source/drain structure in the substrate, the third source/drain structure is between the first source/drain structure and the second source/drain structure, and the first contact structure continuously covers the first source/drain structure and the third source/drain structure. 